

# Hardware Programming HWP01

capturing a FPGA design with VHDL

# **Planning: theory**

- First week
  - Introduction digital systems
  - Introduction to FPGAs
  - Structured digital Design
  - Modeling concepts in VHDL
- Second Week
  - Introduction
     VHDL
  - Code structure
  - Data types

- Third week
  - Combinational versus sequential design
  - Concurrent and sequential code
  - Signals and variables
- Fourth week
  - Introduction to state machines

- Fifth week
  - Designing state machines
  - Advanced
     VHDL design



## Agenda

- Discussion of previous week
- Introduction to VHDL
- Design verification
- Code structure and data types



## Agenda

- Discussion of previous week
- Introduction to VHDL
- Design verification
- Code structure and data types



# Introduction to VHDL

- VHSIC was a 1980s U.S. government program to develop veryhigh-speed integrated circuits. The United States Department of Defense launched the VHSIC project in 1980 as a joint triservice project. The project led to advances in integrated circuit materials, lithography, packaging, testing, and algorithms, and created numerous computer-aided design tools. A well-known part of the project's contribution is VHDL, a hardware description language.
- Standard defined by IEEE in 1987, revisions in 2008 and 2019
- Remember: VHDL is not a normal programming language
- Everything happens all the time



# **VHDL Design**

#### ENTITY



Figure adapted from FPGAcenter.com



# Entity and architecture keywords

#### • ENTITY

Define a function block and specify the interface to the outside world with **PORTS**

#### ARCHITECTURE

Define the implementation of your entity. Either behavioral or structural



## Agenda

- Discussion of previous week
- Introduction to VHDL
- Design verification
- Code structure and data types



## **Design verification: test bench**

- Functional verification of your design
- In this course you will have to create a test bench for every assignment you hand in



Figure adapted from Pedroni.



## **Test bench overview**

- A test bench entity has no ports
- In the architecture you create port maps to instantiate your design
- Generate a clock signal as stimulus
- In this course we only cover functional verification; no timing verification



# **Delay models**

- Inertial delay:
  - Models delays in gates with the after clause: a <= b AFTER</li>
     1 ns;
- Transport delay:
  - Models delays in wires
- Delta delay:
  - Delay added automatically by the simulator if no delay is explicitly prescribed
- Remember: delay statements are <u>not</u> synthesizable



## **Discussion of testbench example**

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.numeric std.all;
                                                                                                         Response analyzer
                                                                                     Stimuli
                                                                                                                        verification
ENTITY assignment2 tb IS
                                                                                                 DUV
                                                                                                            Comparator
                                                                                                                        result
                                                                                    generator
END ENTITY;
                                                                                          test index
                                                                                     time
                                                                                                             Template
ARCHITECTURE testbench OF assignment2 tb IS
                                                                                                             generator
                                                                                                     time-
              COMPONENT assignment2 IS
                             PORT (
              SW
                             : IN STD LOGIC VECTOR(17 DOWNTO 0);
              HEX0
                           : IN STD LOGIC VECTOR(6 DOWNTO 0);
                             : IN STD LOGIC VECTOR(17 DOWNTO 0)
              LEDR
);
              END COMPONENT;
              SIGNAL SW_tb: STD_LOGIC_VECTOR(17 DOWNTO 0);SIGNAL HEX0_tb: STD_LOGIC_VECTOR(6 DOWNTO 0);SIGNAL LEDR_tb: STD_LOGIC_VECTOR(17 DOWNTO 0);
              BEGIN
TB: assignment2 PORT MAP (SW => SW tb, HEX0 => HEX0 tb, LEDR => LEDR tb);
PROCESS
BEGIN
              SW tb <= "00000000000000000";
              FOR I IN 0 TO 15 LOOP
                            WAIT FOR 10 ns;
                             SW tb <= STD LOGIC VECTOR(UNSIGNED(SW tb) + 1);</pre>
              END LOOP;
              REPORT "Test completed.";
              WAIT;
END PROCESS;
END ARCHITECTURE;
```



HR EAS ELE HWP01 WK1 V1.2

```
process
```

```
type int array is array(0 to 15) of integer;
              constant expexted seven segment code: int array := (
                                                                                                    Response analyzer
                            16#40#, 16#79#, 16#24#, 16#30#,
                                                                               Stimuli
                                                                                                                  verification
                            16#19#, 16#12#, 16#02#, 16#78#,
                                                                                            DUV
                                                                                                      Comparator
                                                                               generator
                                                                                                                  result
                            16#00#, 16#10#, 16#08#, 16#03#,
                                                                                                          4
                            16#46#, 16#21#, 16#06#, 16#0E#
                                                                                     test index
                                                                               time
                                                                                                       Template
              );
                                                                                                       generator
                                                                                               time-
              begin
                            report "Testing entity assignment2.";
                            -- Initialize signals.
                            sw tb <= "0000";
                            blank tb <= '1';
                            wait for 10 ns;
                            -- Check blank.
                            assert hex0 tb = "11111111"
                                           report "test failed for blank = 1" severity error;
                            blank tb <= '0';
                            -- Loop through all possible values of switches.
                            for i in 0 to 15 loop
                                           sw tb <= std ulogic vector(to unsigned(i, sw tb'length));</pre>
                                           wait for 10 ns:
                                           -- Check result.
                                           assert hex0 tb = std ulogic vector(to unsigned(
                                                         expexted seven segment code(i), hex0 tb'length
                                           ))
                                           report "test failed for i = " & to string(i)
                                           severity error;
                            end loop;
                            report "Test completed.";
                            std.env.stop;
              end process;
end architecture;
```



## Agenda

- Discussion of previous week
- Introduction to VHDL
- Design verification
- Code structure and data types



#### **Example: AND gate**





#### Libraries

•	
•	LIBRARY library_name;
•	<pre>USE library_name.package_name.all;</pre>
•	
Th	e most frequently used packages are:
•	Package standard, from the library std (visible by default)
•	Library work (where the projects are saved is visible by default)
•	Package std_logic_1164, from the library ieee (when needed, must be
ex	plicitly declared)
•	
•	LIBRARY std; optional declaration
•	USE std.standard.all;optional
•	LIBRARY work optional
•	USE work.all optional; also not needed if defined as below
•	USE work.my_package.all;if an extra user made package is needed
•	LIBRARY ieee;
•	USE ieee.std_logic_1164.all
•	



# INCLUDE : *IEEE.STD\_LOGIC\_1164* LIBRARY

https://www.csee.umbc.edu/portal/help/VHDL/std\_logic\_1164.vhdl



Defines STD\_LOGIC as well as STD\_LOGIC\_VECTOR (array of STD\_LOGIC)

'U', -- Uninitialized

- 'X', -- Unknown
- '0', -- LOGIC 0
- '1', -- LOGIC 1
- 'Z', -- High Impedance (used for tri-state I/O's)

'W',-- Weak signal

- 'L', -- Weak signal with logic 0 as preference
- 'H', -- Weak signal with logic 1 as preference
- '-' -- Don't care

Simulation or Synthesis?

Defines various FUNCTIONS, such as EDGE DETECTION

FUNCTION rising\_edge (SIGNAL s : std\_ulogic) RETURN BOOLEAN; FUNCTION falling\_edge (SIGNAL s : std\_ulogic) RETURN BOOLEAN;



## Data Types: IEEE 1164 Standard Logic

- IEEE's std\_logic\_1164 examples:
- STD\_LOGIC



STD\_LOGIC\_VECTOR

SIGNAL b: STD\_LOGIC\_VECTOR (7 DOWNTO 0);

b <= "1100ZZZZ"; -- array of 8 std\_logic's

-- in MSB representation



# Data Types: IEEE.numeric\_std.all LIBRARY



#### Allows for: unsigned, signed, integer, natural

Contains many **functions** such as: abs(), + addition, - subtraction, \* multiplication, / division, etc..., that can be used with these types As well as: >, <, <=, >=, =, sll, srl

Normal STD\_LOGIC\_VECTORS: can't calculate with those! Additional **Type conversion functions** needed to overcome this..... <u>Zie H10.7 van het boek.</u>

https://www.csee.umbc.edu/portal/help/VHDL/numeric\_std.vhdl



## **Conversion of Common Types**

```
SIGNAL a: STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL b: UNSIGNED (7 DOWNTO 0);
SIGNAL c: SIGNED (7 DOWNTO 0);
```



```
a <= STD_LOGIC_VECTOR(b);
a <= STD_LOGIC_VECTOR(c);</pre>
```

std\_logic\_vector 
$$\rightarrow$$
 (un)signed

b <= UNSIGNED(a);</pre>

c <= SIGNED(a);</pre>



#### **Conversion of Common Types**

SIGNAL d: UNSIGNED (7 DOWNTO 0); SIGNAL e: SIGNED (7 DOWNTO 0); SIGNAL f: INTEGER RANGE 0 TO 255; SIGNAL g: INTEGER RANGE -128 TO 127;



(un)signed  $\rightarrow$  integer

f <= TO\_INTEGER(d);

g <= TO\_INTEGER(e);



### **Conversion of Common Types**

```
SIGNAL h: STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL i: INTEGER RANGE 0 TO 255;
SIGNAL j: INTEGER RANGE -128 TO 127;
```



#### std\_logic\_vector $\rightarrow$ integer

i <= TO\_INTEGER (UNSIGNED (h));

<= TO\_INTEGER (SIGNED (h));



# Warning



Don't use it, no matter what older books or websites/forums/code snippets online say! Use IEEE 1164 ieee.numeric\_std.all instead for unsigned and signed types!



## **Assignment Operators**

- <= for a *signal*
- := for a *variable* (covered later)
- => for individual elements of a vector

#### Example:

```
signal a: std_logic;
variable b: integer range 0 to 255;
signal c: std_logic_vector(3 downto 0);
a <= '1'; -- assign single bits with '
b := 10; -- assign an integer
c <= "1100"; -- assign an integer
c <= (3 => '1', 2 => '1', OTHERS => '0'); -- same as previous line
a <= c(0);</pre>
```



# Other Functions available with numeric\_std

#### Logical

not, and, or, nand, nor, xor, xnor

#### • Arithmetic

+, -, \*, /, \*\*, mod, rem, abs NOTE: Not all synthesizable

#### Comparison

=, /=, <, >, <=, >=

#### • Shift operators:

- sll, srl -- shift left logical, shift right logical
- sla, sra -- shift right arithmetic, shift right arithmetic
- rol, ror -- rotate left, rotate right



#### **Attributes**

```
SIGNAL d : STD_LOGIC_VECTOR (7 DOWNTO 0);
d'LOW = 0 -- laagste array index
d'HIGH = 7 -- hoogste array index
d'LEFT = 7 -- meest linkse array index
d'RIGHT = 0 -- meest rechtse array index
d'LENGTH = 8 -- lengte van de vector
d'RANGE = (7 DOWNTO 0) -- range of the vector
d'REVERSE_RANGE = (0 TO 7) -- reverse range of the vector
```

Zie H9 van het boek



# **Simple Signal Assignment statement**

- When the Right Hand Side (RHS) of a signal assignment changes, the signal assignment statement is executed
- Signals in a circuit are modeled as signal statement assignments in VHDL
- Order in text is *not* preserved!



# D flip-flop

• We'll show you a behavioral and structural description of a simple D flip-flop



Figures adapted from Embedded Systems Design: A Unified Hardware/Software Introduction



# Example: DFF (good)

Use rising\_edge() function (or falling\_edge())

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY dff IS
          PORT(d, clk, rst: IN STD LOGIC;
         q, qi: OUT STD LOGIC)
END dff;
ARCHITECTURE dff arch OF dff IS
BEGIN
          PROCESS (rst, clk)
          BEGIN
                    IF (rst='1') THEN
                             q <= `0';
                    ELSIF rising edge(clk)
                    THEN
                             q <= d;
                    END IF:
          END PROCESS;
          qi <= NOT(q);
END dff arch;
```



# Example: D-FlipFlop (bad)

In many code snippets people use 'EVENT like this:

```
LIBRARY ieee;
USE ieee.std logic_1164.all;
ENTITY dff IS
   PORT (d, clk, rst: IN STD LOGIC;
         q, qi : OUT STD LOGIC);
END dff;
ARCHITECTURE implementation OF dff IS
BEGIN
   PROCESS (rst, clk)
   BEGIN
     IF (rst='1') THEN
        a <= `0';
     ELSIF (clk'EVENT AND clk=`1') THEN
        a <= d;
     END IF
   END PROCESS;
          qi <= NOT(q);
END implementation;
```





#### **Summary**

- Introductie in VHDL
- Verify the functional behavior of your design with test benches
- Use standard functions for conversion of data types



## Homework

- Covered today:
  - Discussion of previous week
  - Introduction to VHDL
  - Code structure and data types
  - Design verification
- Homework:
  - 2.1, 2.2a, 3.1, 3.20, 3.22, 3.24
- Next week:
  - Combinational versus sequential design
  - Concurrent and sequential code
  - Signals versus variables

