1. Alex Prengère
  2. pypy

Source

pypy / pypy / jit / backend / arm / shift.py

1
2
3
4
5
6
# According to A8.4
LSL = 0x0
LSR = 0x1
ASR = 0x2
ROR = 0x3
RRX = 0x3  # with imm = 0