Issue #491 resolved
Former user created an issue

I have created a first order Verilog lexer. It performs basic lexing of Verilog and System Verilog. The lexer is in a file called 'hdl.py' which should be a good placeholder for all other HDL (such as VHDL).

Reported by byates

Comments (2)

  1. Log in to comment