Commits

Anonymous committed cfc25d1

Remove reference to 8K RAM bank at

  • Participants
  • Parent commits 153d0d2

Comments (0)

Files changed (2)

     INIT:     load = ROM0,            type = ro,  define = yes, optional = yes;
     CODE:     load = ROM0,            type = ro,  define = yes;
     RODATA:   load = ROM0,            type = ro,  define = yes;
-    DATA:     load = ROM0, run = RAM, type = rw,  define = yes;
+    DATA:     load = ROM0, run = SRAM,type = rw,  define = yes;
     VECTORS:  load = ROMV,            type = rw;
     CHARS:    load = ROM2,            type = rw;
-    BSS:      load = RAM,             type = bss, define = yes;
-    HEAP:     load = RAM,             type = bss, optional = yes;
+    BSS:      load = SRAM,            type = bss, define = yes;
+    HEAP:     load = SRAM,            type = bss, optional = yes;
     ZEROPAGE: load = ZP,              type = zp;
     SRAM1:    load = SRAM,	      type = bss, optional = yes;   
-    SRAM2:    load = RAM,	      type = bss, optional = yes;
+    SRAM2:    load = SRAM,	      type = bss, optional = yes;
 }
 
 FEATURES {
     # $0500-$0800 3 pages for cc65 parameter stack
     SRAM: start = $0500, size = $0300, define = yes;
 
-    # additional 8K SRAM Bank
-    # - data (run)
-    # - bss
-    # - heap
-    RAM: start = $6000, size = $2000, define = yes;
-
 }
 
 SEGMENTS {
     INIT:     load = ROM0,            type = ro,  define = yes, optional = yes;
     CODE:     load = ROM0,            type = ro,  define = yes;
     RODATA:   load = ROM0,            type = ro,  define = yes;
-    DATA:     load = ROM0, run = RAM, type = rw,  define = yes;
+    DATA:     load = ROM0, run = SRAM,type = rw,  define = yes;
     VECTORS:  load = ROMV,            type = rw;
     CHARS:    load = ROM2,            type = rw;
-    BSS:      load = RAM,             type = bss, define = yes;
-    HEAP:     load = RAM,             type = bss, optional = yes;
+    BSS:      load = SRAM,            type = bss, define = yes;
+    HEAP:     load = SRAM,            type = bss, optional = yes;
     ZEROPAGE: load = ZP,              type = zp;
     SRAM1:    load = SRAM,	      type = bss, optional = yes;   
-    SRAM2:    load = RAM,	      type = bss, optional = yes;
+    SRAM2:    load = SRAM,	      type = bss, optional = yes;
 }
 
 FEATURES {