1. Anton Golov
  2. RiscVsCiscPaper


Anton Golov  committed 88e305a

Wrote some more.

  • Participants
  • Parent commits 501d0db
  • Branches default

Comments (0)

Files changed (1)

File paper.tex

View file
     main memory access was a bottleneck for execution speed, this was a more
     significant factor than the time required to decode an instruction.
+    The 8086 processor provides examples of all three of the above methods.  The
+    addition, subtraction and comparison operatiors could compare an immediate
+    value to a value to stored in memory,  and apart from the standard
+    conditional and unconditional jump instructions, the 8086 had instructions
+    for looping on a condition.  Furthermore, the 8086 supported memory
+    segmentation, with jump and return instructions having different forms for
+    operating directly or indirectly, and within a segment or
+    intersegmentarily\cite{8086-datasheet}.
+    % No, that's not actually a word.
+    Due to the late arrival of the term RISC, early architectures were not
+    categorised as neither CISC nor RISC\@.  In the case of the earliest
+    computers, the limited opcode size lead to computers having a fairly limited
+    number of instructions; furthermore, the technology was simply not
+    available in order to do complex instruction decoding. % CITE!
+    % I'm not even sure this is true, going by pdp-11-cisc
             Harold "Bud" Lawson and Howard Bromberg,\\
             \emph{The World's First COBOL Compilers}\\
-            Stanford University 1997
+            Stanford University, 1997
+        \bibitem{8086-datasheet}
+            \emph{8086 16-BIT HMOS Microprocessor}\\
+            \url{http://datasheets.chipdb.org/Intel/x86/808x/datashts/8086/231455-005.pdf}\\
+            Intel, 1990
+        \bibitem{pdp-11-cisc}
+            John Morris,
+            \emph{The Anatomy of Modern Processors}\\
+            \url{http://www.cs.auckland.ac.nz/~jmor159/363/html/CISC.html}\\
+            University of Auckland, 1999